Skip to content
Commit 0b2c3afd authored by Chris Zankel's avatar Chris Zankel
Browse files

[XTENSA] Fix icache flush for cache aliasing 



Set the execution bit in the temporary TLB when we flush the
instruction cache.

Signed-off-by: default avatarChris Zankel <chris@zankel.net>
parent 70e137eb
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment