xhci: mediatek: support MTK xHCI host controller
There some vendor quirks for MTK xhci host controller: 1. It defines some extra SW scheduling parameters for HW to minimize the scheduling effort for synchronous and interrupt endpoints. The parameters are put into reseved DWs of slot context and endpoint context. 2. Its IMODI unit for Interrupter Moderation register is 8 times as much as that defined in xHCI spec. 3. Its TDS in Normal TRB defines a number of packets that remains to be transferred for a TD after processing all Max packets in all previous TRBs. Signed-off-by:Chunfeng Yun <chunfeng.yun@mediatek.com> Tested-by:
Daniel Thompson <daniel.thompson@linaro.org> Reviewed-by:
Daniel Thompson <daniel.thompson@linaro.org> Signed-off-by:
Mathias Nyman <mathias.nyman@linux.intel.com> Signed-off-by:
Greg Kroah-Hartman <gregkh@linuxfoundation.org>
parent
c74732e3
-
mentioned in commit 5ce1a24d
-
mentioned in commit ec9b2626
-
mentioned in commit f1db23a6
-
mentioned in commit 1d91547f
-
mentioned in commit 89cbdfbc
-
mentioned in commit a9423d50
-
mentioned in commit 2eaa4350
-
mentioned in commit cf8203ea
-
mentioned in commit 6068d152
-
mentioned in commit 9d32f38c
-
mentioned in commit f40a8bd5
-
mentioned in commit e0c92c32
Please register or sign in to comment