Skip to content
Commit ea010e51 authored by Haojian Zhuang's avatar Haojian Zhuang
Browse files

clk: hi3620: add gate clock flag



Add missing CLK_SET_RATE_PARENT flag for gate clock.

Signed-off-by: default avatarHaojian Zhuang <haojian.zhuang@gmail.com>
parent 5e39edd4
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment