Skip to content
Commit a43c9642 authored by Ondrej Jirman's avatar Ondrej Jirman Committed by Maxime Ripard
Browse files

clk: sunxi-ng: fix PLL_CPUX adjusting on H3



When adjusting PLL_CPUX on H3, the PLL is temporarily driven
too high, and the system becomes unstable (oopses or hangs).

Add a notifier to avoid this situation by temporarily switching
to a known stable 24 MHz oscillator.

Signed-off-by: default avatarOndrej Jirman <megous@megous.com>
Tested-by: default avatarLutz Sammer <johns98@gmx.net>
Acked-by: default avatarChen-Yu Tsai <wens@csie.org>
Signed-off-by: default avatarMaxime Ripard <maxime.ripard@free-electrons.com>
parent 7ce7d89f
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment