Skip to content
Commit 92d7223a authored by Sinan Kaya's avatar Sinan Kaya Committed by Matt Turner
Browse files

alpha: io: reorder barriers to guarantee writeX() and iowriteX() ordering #2



memory-barriers.txt has been updated with the following requirement.

"When using writel(), a prior wmb() is not needed to guarantee that the
cache coherent memory writes have completed before writing to the MMIO
region."

Current writeX() and iowriteX() implementations on alpha are not
satisfying this requirement as the barrier is after the register write.

Move mb() in writeX() and iowriteX() functions to guarantee that HW
observes memory changes before performing register operations.

Signed-off-by: default avatarSinan Kaya <okaya@codeaurora.org>
Reported-by: default avatarArnd Bergmann <arnd@arndb.de>
Signed-off-by: default avatarMatt Turner <mattst88@gmail.com>
parent f5e82fa2
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment