e1000: add mmiowb() for IA64 to sync tail writes
IA64 SMP systems were seeing TX issues with multiple cpu's attempting to write tail registers unordered. This mmiowb() fixes the issue. Signed-off-by:Auke Kok <auke-jan.h.kok@intel.com> Signed-off-by:
Jesse Brandeburg <jesse.brandeburg@intel.com>
parent
21c4d5e0
Please register or sign in to comment