aarch64: Improve special-case handling in AdvSIMD double-precision libmvec routines
Avoids emitting many saves/restores of vector registers, reduces the amount of code generated around the scalar fallback.
Loading
Please register or sign in to comment