arm64: dts: ti: k3-j7200-common-proc-board: Configure the SERDES lane function
First two lanes of SERDES is connected to PCIe, third lane is connected to QSGMII and the last lane is connected to USB. However, Cadence torrent SERDES doesn't support more than 2 protocols at the same time. Configure it only for PCIe and QSGMII. Signed-off-by:Kishon Vijay Abraham I <kishon@ti.com> Signed-off-by:
Roger Quadros <rogerq@ti.com> Signed-off-by:
Nishanth Menon <nm@ti.com> Reviewed-by:
Vignesh Raghavendra <vigneshr@ti.com> Link: https://lore.kernel.org/r/20200930122032.23481-6-rogerq@ti.com
parent
6197d713
Please register or sign in to comment