Skip to content
  1. Dec 20, 2016
    • Vineet Gupta's avatar
      ARC: mm: No need to save cache version in @cpuinfo · f64915be
      Vineet Gupta authored
      
      
      Historical MMU revisions have been paired with Cache revision updates
      which are captured in MMU and Cache Build Configuration Registers respectively.
      
      This was used in boot code to check for configurations mismatches,
      speically in simulations (such as running with non existent caches,
      non pairing MMU and Cache version etc). This can instead be inferred
      from other cache params such as line size. So remove @ver from post
      processed @cpuinfo which could be used later to save soem other
      interesting info.
      
      Signed-off-by: default avatarVineet Gupta <vgupta@synopsys.com>
      f64915be
  2. Dec 19, 2016
  3. Dec 15, 2016
    • Vineet Gupta's avatar
      ARCv2: intc: default all interrupts to priority 1 · 107177b1
      Vineet Gupta authored
      ARC HS Cores support configurable multiple interrupt priorities of upto
      16 levels. In commit dec2b284
      
       ("ARCv2: intc: Allow interruption by
      lowest priority interrupt") we switched to 15 which seems a bit
      excessive given that there would be rare hardware implementing so many
      preemption levels AND running Linux. It would seem that 2 levels will be
      more common so switch to 1 as the default priority level. This will be
      the "lower" priority level saving 0 for implementing NMI style support.
      
      This scheme also works in systems with more than 2 prioity levels as
      well.
      
      Signed-off-by: default avatarVineet Gupta <vgupta@synopsys.com>
      107177b1
    • Vineet Gupta's avatar
      ARCv2: entry: document intr disable in hard isr · 78833e79
      Vineet Gupta authored
      
      
      And while at it - use the proper assembler macro which includes the
      optional irq tracing already - de-uglify'ing the code a bit
      
      Signed-off-by: default avatarVineet Gupta <vgupta@synopsys.com>
      78833e79
  4. Dec 14, 2016
  5. Dec 01, 2016
  6. Nov 30, 2016
  7. Nov 29, 2016
  8. Nov 28, 2016
  9. Nov 27, 2016
  10. Nov 26, 2016