- Jul 26, 2012
-
-
Ian Tessier authored
-
- Jul 24, 2012
-
-
popcornmix authored
-
- Jul 19, 2012
-
-
popcornmix authored
-
- Jul 17, 2012
-
-
popcornmix authored
-
- Jul 15, 2012
-
-
popcornmix authored
Better fix for quitting X hang. Interrupted mailbox reads are not something we can reliably recover from, so down_interruptable is not a safe call.
-
- Jul 14, 2012
-
-
popcornmix authored
-
- Jul 12, 2012
-
-
chrisw2 authored
Change to add SCSI tape support as loadable modules to kernel config after line 264 add these two lines: CONFIG_CHR_DEV_ST=m CONFIG_CHR_DEV_OSST=m
-
- Jul 11, 2012
-
-
popcornmix authored
-
popcornmix authored
-
Shaohua Li authored
commit 052b1987 upstream. When swapon() was not passed the SWAP_FLAG_DISCARD option, sys_swapon() will still perform a discard operation. This can cause problems if discard is slow or buggy. Reverse the order of the check so that a discard operation is performed only if the sys_swapon() caller is attempting to enable discard. Signed-off-by: Shaohua Li <shli@fusionio.com> Reported-by: Holger Kiehl <Holger.Kiehl@dwd.de> Tested-by: Holger Kiehl <Holger.Kiehl@dwd.de> Cc: Hugh Dickins <hughd@google.com> Signed-off-by: Andrew Morton <akpm@linux-foundation.org> Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org> Signed-off-by: Ben Hutchings <ben@decadent.org.uk>
-
- Jul 10, 2012
-
-
popcornmix authored
-
- Jul 09, 2012
-
-
popcornmix authored
-
popcornmix authored
Backport of Chris Boot's i2c and spi drivers. Thanks bootc and cburbridge.
-
popcornmix authored
DWC OTG driver patch to check hcd urb before unlinking. Fix problem with kernel crash on closing USB ALSA devices. https://github.com/raspberrypi/firmware/issues/51 Thanks to ddv2005 and bryankemp.
-
Number 27 authored
-
Number 27 authored
-
- Jul 08, 2012
-
-
Bryan Kemp authored
Updating dwc_otg driver to fix issue releasing pcm stream see: https://github.com/raspberrypi/firmware/issues/51
-
- Jul 07, 2012
-
-
popcornmix authored
Add mechanism to reduce the number of SOF interrupts in dwc_otg USB driver. Enable through /proc/dwc_sof/SOF_reduction
-
- Jul 03, 2012
-
-
popcornmix authored
-
- Jul 01, 2012
-
-
popcornmix authored
Store palette info where GPU can see it, so 8bpp modes can work. Requires updated start.elf to work properly
-
- Jun 30, 2012
-
-
popcornmix authored
Add a pm_power_off function that resets us, and indicates to bootcode.bin not to reboot us. Should allow a lower power 'off' state
-
popcornmix authored
-
popcornmix authored
-
- Jun 26, 2012
-
-
popcornmix authored
resulting in overrun of the input buffer and memory corruption causing an OOPS. We should be checking for the fact that we might get more data than we want. Thanks Naren.
-
- Jun 23, 2012
-
-
popcornmix authored
-
- Jun 22, 2012
-
-
popcornmix authored
-
popcornmix authored
-
- Jun 21, 2012
-
-
popcornmix authored
-
- Jun 17, 2012
-
-
popcornmix authored
-
popcornmix authored
-
popcornmix authored
-
popcornmix authored
-
popcornmix authored
-
popcornmix authored
Commit d64b84ca by accident reduced the maximum overall DMA sync timeout. The maximum overall timeout was reduced from 100ms to 30ms, which isn't enough for many cards. Increase it to 150ms, just to be extra safe. According to commit 872a8ff7 in the MMC subsystem, some cards require crazy long timeouts (3s), but as we're busy-waiting, and shouldn't delay for such a long time, let's hope 150ms will be enough for most cards.
-
popcornmix authored
-
- Jun 13, 2012
-
-
popcornmix authored
sdhci-bcm2708 performance, compatibility and reliability improvements
-
- Jun 12, 2012
-
-
Grigori Goronzy authored
80 MHz clock isnt't suited well to be dividable to get SD clocks of 25 MHz (default mode) or 50 MHz (high speed mode). 50 MHz are perfect to drive the SD interface at ideal frequencies.
-
Grigori Goronzy authored
Add a parameter to disable high-speed mode for the few cards that still might have problems. High-speed mode is enabled by default.
-
Grigori Goronzy authored
Some additional quirks are needed for correct operation. There's no SDHCI capabilities register documented, and it always reads zero, so add SDHCI_QUIRK_MISSING_CAPS. Apparently SDHCI_QUIRK_NO_HISPD_BIT is needed for many cards to work correctly in high-speed mode, so add it as well.
-
Grigori Goronzy authored
The custom clock handling code is redundant and buggy. The MMC/SDHCI subsystem does a better job than it, so remove it for good.
-