Skip to content
Commit f82e3d3b authored by Eric Anholt's avatar Eric Anholt Committed by popcornmix
Browse files

drm/vc4: Fix setting of vertical timings in the CRTC.



It looks like when I went to add the interlaced bits, I just took the
existing PV_VERT* block and indented it, instead of copy and pasting
it first.  Without this, changing resolution never worked.

Signed-off-by: default avatarEric Anholt <eric@anholt.net>
(cherry picked from commit a7c5047d)
parent 1ddcd255
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment