Skip to content
Commit cdf64eee authored by Chander Kashyap's avatar Chander Kashyap Committed by Mike Turquette
Browse files

clk: exynos5420: fix cpll clock register offsets 



Fixes cpll control and lock register offset values for Exynos5420 SoC.

Signed-off-by: default avatarChander Kashyap <chander.kashyap@linaro.org>
Acked-by: default avatarKukjin Kim <kgene.kim@samsung.com>
Signed-off-by: default avatarMike Turquette <mturquette@linaro.org>
parent 79ba3fda
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment