Skip to content
Commit cddcb20b authored by Yixun Lan's avatar Yixun Lan Committed by Jerome Brunet
Browse files

clk: meson-axg: add clocks required by pcie driver



Adding clocks for the pcie driver. Due to the ASIC design,
the pcie controller re-use part of the mipi clock logic,
so the mipi clock is also added.

Tested-by: default avatarJianxin Qin <jianxin.qin@amlogic.com>
Signed-off-by: default avatarYixun Lan <yixun.lan@amlogic.com>
[amended to remove unnecessary locales]
Signed-off-by: default avatarJerome Brunet <jbrunet@baylibre.com>
parent 85ddc1a3
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment