Skip to content
Commit 6fd2deea authored by Maxime Ripard's avatar Maxime Ripard Committed by Phil Elwell
Browse files

drm/vc4: Make sure we don't end up with a core clock too high



Following the clock rate range improvements to the clock framework,
trying to set a disjoint range on a clock will now result in an error.

Thus, we can't set a minimum rate higher than the maximum reported by
the firmware, or clk_set_min_rate() will fail.

Thus we need to clamp the rate we are about to ask for to the maximum
rate possible on that clock.

Signed-off-by: default avatarMaxime Ripard <maxime@cerno.tech>
parent 516f5d60
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment