Skip to content
Commit 6de7abfb authored by Vineet Gupta's avatar Vineet Gupta
Browse files

ARCv2: [axs103_smp] Reduce clk for Quad FPGA configs 



Signed-off-by: default avatarVineet Gupta <vgupta@synopsys.com>
parent e13c42ec
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment