Skip to content
Commit 4b3cbc82 authored by Tang Yuantian's avatar Tang Yuantian Committed by Scott Wood
Browse files

clk: corenet: Adds the clock binding



Adds the clock bindings for Freescale PowerPC CoreNet platforms

Signed-off-by: default avatarTang Yuantian <Yuantian.Tang@freescale.com>
Signed-off-by: default avatarLi Yang <leoli@freescale.com>
[scottwood@freescale.com: fixed clock-frequency in example]
Signed-off-by: default avatarScott Wood <scottwood@freescale.com>
parent 9841c79c
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment