clk: samsung: exynos7: add gate clock for DMA block (9cc2a0c9) · Commits · Mirrors / github.com / c-sky_csky-linux

Commit 9cc2a0c9 authored Jan 13, 2015 by

Padmavathi Venna Committed by Sylwester Nawrocki Jan 15, 2015

clk: samsung: exynos7: add gate clock for DMA block



Add support for PDMA0 and PDMA1 gate clks.

Signed-off-by: Padmavathi Venna <padma.v@samsung.com>
Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>

parent 83f191a7

Hide whitespace changes

Inline Side-by-side

Please register or to comment