Skip to content
Commit dd66b39f authored by Raviteja Narayanam's avatar Raviteja Narayanam Committed by Wolfram Sang
Browse files

i2c: cadence: Clear HOLD bit before xfer_size register rolls over



On Xilinx zynq SOC if the delay between address register write and
control register write in cdns_mrecv function is more, the xfer size
register rolls over and controller is stuck. This is an IP bug and
is resolved in later versions of IP.

To avoid this scenario, disable the interrupts on the current processor
core between the two register writes and enable them later. This can
help achieve the timing constraint.

Signed-off-by: default avatarRaviteja Narayanam <raviteja.narayanam@xilinx.com>
Acked-by: default avatarMichal Simek <michal.simek@xilinx.com>
Signed-off-by: default avatarWolfram Sang <wsa@kernel.org>
parent 4aa908fe
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment