Skip to content
Commit 98481f3d authored by Florian Fainelli's avatar Florian Fainelli
Browse files

ARM: dts: bcm2711: Fix PCIe interrupts



The PCIe host bridge has two interrupt lines, one that goes towards it
PCIE_INTR2 second level interrupt controller and one for its MSI second
level interrupt controller. The first interrupt line is not currently
managed by the driver, which is why it was not a functional problem.

The interrupt-map property was also only listing the PCI_INTA interrupts
when there are also the INTB, C and D.

Reported-by: default avatarJim Quinlan <jim2101024@gmail.com>
Fixes: d5c8dc0d ("ARM: dts: bcm2711: Enable PCIe controller")
Signed-off-by: default avatarFlorian Fainelli <f.fainelli@gmail.com>
parent 40f7342f
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment