Skip to content
Commit 374c13f9 authored by Harshit Shah's avatar Harshit Shah Committed by Alexandre Belloni
Browse files

i3c: master: cdns: Update maximum prescaler value for i2c clock



As per the Cadence IP document fixed the I2C clock divider value limit from
16 bits instead of 10 bits. Without this change setting up the I2C clock to
low frequencies will not work as the prescaler value might be greater than
10 bit number.

I3C clock divider value is 10 bits only. Updating the macro names for both.

Signed-off-by: default avatarHarshit Shah <harshitshah.opendev@gmail.com>
Link: https://lore.kernel.org/r/1703927483-28682-1-git-send-email-harshitshah.opendev@gmail.com
Signed-off-by: default avatarAlexandre Belloni <alexandre.belloni@bootlin.com>
parent 18e57948
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment