mmc: stm32_sdmmc2: add dual data rate support
To support dual data rate with STM32 sdmmc2 driver, the dedicated bit (DDR - BIT(18)) needs to be set in the CLKRC register. Clock bypass (no divider) is not allowed in this case. This is required for the eMMC DDR modes. Signed-off-by:Yann Gautier <yann.gautier@foss.st.com> Reviewed-by:
Jaehoon Chung <jh80.chung@samsung.com>
Loading
Please register or sign in to comment