Skip to content
Commit b4f90104 authored by Marcel Ziswiler's avatar Marcel Ziswiler Committed by Tom Warren
Browse files

apalis_t30: fix pcie port 0 and 1 pin muxing



Fix optional Apalis type specific 4 lane PCIe port 0 and Apalis PCIe
port 1 pin muxing.

Signed-off-by: default avatarMarcel Ziswiler <marcel.ziswiler@toradex.com>
Signed-off-by: default avatarTom Warren <twarren@nvidia.com>
parent 6ab8a2b0
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment