Skip to content
Commit b058f108 authored by Pratyush Yadav's avatar Pratyush Yadav Committed by Jagan Teki
Browse files

mtd: spi-nor-core: Do not make invalid quad enable fatal



The Micron MT35XU512ABA flash does not support the quad enable bit. But
instead of programming the Quad Enable Require field to 000b ("Device
does not have a QE bit"), it is programmed to 111b ("Reserved").

While this is technically incorrect, it is not reason enough to abort
BFPT parsing. Instead, continue BFPT parsing assuming there is no quad
enable bit present.

Signed-off-by: default avatarPratyush Yadav <p.yadav@ti.com>
Reviewed-by: default avatarJagan Teki <jagan@amarulasolutions.com>
parent 6b808e08
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment