Skip to content
Commit a1b4810a authored by Kunihiko Hayashi's avatar Kunihiko Hayashi Committed by Tom Rini
Browse files

clk: uniphier: Add PCIe clock entry 



Add clock control for PCIe controller on each SoC.

Signed-off-by: default avatarKunihiko Hayashi <hayashi.kunihiko@socionext.com>
parent d3cffc83
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment