Skip to content
Commit 97840b5d authored by Bryan Brinsko's avatar Bryan Brinsko Committed by Albert ARIBAUD
Browse files

ARMv7 TLB: Fixed TTBR0 and Table Descriptors to allow caching



The TTBR0 register and Table Descriptors of the ARMv7 TLB weren't being
properly set to allow for the configuration specified caching modes to
be active over DRAM. This commit fixes those issues.

Signed-off-by: default avatarBryan Brinsko <bryan.brinsko@rockwellcollins.com>
parent 9ba379ad
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment