Skip to content
Commit 944ac340 authored by Svyatoslav Ryhel's avatar Svyatoslav Ryhel
Browse files

ARM: tegra114: clock: implement PLLD2 support 



PLLD2 is a simple clock (controlled by 2 registers) and appears starting
from T30. Primary use of PLLD2 is as main HDMI clock parent.

Signed-off-by: default avatarSvyatoslav Ryhel <clamor95@gmail.com>
parent e63ab85d
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment