Skip to content
Commit 7a4b6f8c authored by Takahiro Kuwano's avatar Takahiro Kuwano Committed by Jagan Teki
Browse files

mtd: spi-nor-core: Rework s25hx_t_post_bfpt_fixup() for flash's internal address mode



The flash's internal address mode is tracked by nor->add_mode_nbytes and
it is set to 3 in BFPT parse. SEMPER multi-die package parts (>1Gb) are
3- or 4-byte address mode by default, depending on model number. We need
to make sure that 4-byte address mode is used for multi-die package parts.

For single-die package parts (<=1Gb), registers can be accessed by 3-byte
address. Read, program, and erase use the 4B opcodes that always take
4-byte address regardless of flash's internal address mode.

Signed-off-by: default avatarTakahiro Kuwano <Takahiro.Kuwano@infineon.com>
Reviewed-by: default avatarJagan Teki <jagan@amarulasolutions.com>
parent f58e7b24
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment