Skip to content
Commit 6f9d4140 authored by Aswath Govindraju's avatar Aswath Govindraju Committed by Lokesh Vutla
Browse files

board: ti: am65x: Set SERDES0 mux to PCIe to use USB 2.0 interface



It has been observed that setting SERDES0 lane mux to USB prevents USB 2.0
operation on USB0. Setting SERDES0 lane mux to non-USB when USB0 is used in
USB 2.0 only mode solves this issue. However, for USB3.0+2.0 operation this
issue is not present.

Implement this workaround by writing 1 to LANE_FUNC_SEL field in
CTRLMMR_SERDES0_CTRL register.

Signed-off-by: default avatarAswath Govindraju <a-govindraju@ti.com>
parent d71be199
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment