Skip to content
Commit 5989df7e authored by Haikun.Wang@freescale.com's avatar Haikun.Wang@freescale.com Committed by York Sun
Browse files

armv8/ls2085ardb: DSPI pin muxing configure through QIXIS CPLD



DSPI has pin muxing with SDHC and other IPs, this patch check the
value of RCW SPI_PCS_BASE and SPI_BASE_BASE fields, it also check
the "hwconfig" variable. If those pins are configured to DSPI and
"hwconfig" enable DSPI, set the BRDCFG5 of QIXIS CPLD to configure
the routing to on-board SPI memory. Otherwise will configure to SDHC.
DSPI is enabled in "hwconfig" by appending "dspi", eg.
setenv hwconfig "$hwconfig;dspi"

Signed-off-by: default avatarHaikun Wang <Haikun.Wang@freescale.com>
Reviewed-by: default avatarYork Sun <yorksun@freescale.com>
parent e71a980a
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment