Skip to content
Commit 44aeb28c authored by Moti Buskila's avatar Moti Buskila Committed by Stefan Roese
Browse files

ddr: marvell: a38x: disable WL phase correction stage in case of bus_width=16bit



commit 20c89a28548cdab11f88d2ec8936344af0686a1e upstream.

WL phase correcion stage is failing while using bus_width of 16bit, not
to be fix this stage is un-necessary when working with bus_width of 16
bit.

Signed-off-by: default avatarMoti Buskila <motib@marvell.com>
Reviewed-by: default avatarKostya Porotchkin <kostap@marvell.com>
Signed-off-by: default avatarMarek Behún <marek.behun@nic.cz>
Tested-by: default avatarChris Packham <chris.packham@alliedtelesis.co.nz>
parent 32e7a6ba
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment