Skip to content
Commit 0d6faf2b authored by Mingkai Hu's avatar Mingkai Hu Committed by York Sun
Browse files

armv8/ls1043a: Implement workaround for PEX erratum A009929 



Consecutive write transactions from core to PCI express outbound
path hangs after 25 to 30 transactions depending on core freq.
This erratum enable the mbist clock through COP register setting.

Signed-off-by: default avatarMingkai Hu <Mingkai.Hu@freescale.com>
Reviewed-by: default avatarYork Sun <yorksun@freescale.com>
parent 2949ae52
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment