Skip to content
Commit c5b4a012 authored by Jon Lin's avatar Jon Lin Committed by Kever Yang
Browse files

phy: rockchip: naneng-combphy: Support rk3588



Add support for rk3588 phy variant.
The PHY clock is fixed at 100MHz.

Signed-off-by: default avatarJon Lin <jon.lin@rock-chips.com>
[kever.yang@rock-chips.com: update pcie pll parameters]
Co-developed-by: default avatarKever Yang <kever.yang@rock-chips.com>
Signed-off-by: default avatarKever Yang <kever.yang@rock-chips.com>
[eugen.hristev@collabora.com: squashed, tidy up]
Signed-off-by: default avatarEugen Hristev <eugen.hristev@collabora.com>
Reviewed-by: default avatarKever Yang <kever.yang@rock-chips.com>
parent d49dc884
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment