Skip to content
Commit 2d68365d authored by Marek Vasut's avatar Marek Vasut Committed by Patrick Delaunay
Browse files

ARM: stm32: Implement DDR3 coding on DHCOR SoM



The DHCOR board does exist in multiple variants with different DDR3
DRAM sizes. To cater for all of them, implement DDR3 code handling.
There are two GPIOs which code the DRAM size populated on the SoM,
read them out and use the value to pick the correct DDR3 config.

Reviewed-by: default avatarPatrick Delaunay <patrick.delaunay@st.com>
Signed-off-by: default avatarMarek Vasut <marex@denx.de>
Cc: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Cc: Patrick Delaunay <patrick.delaunay@st.com>
Cc: Patrice Chotard <patrice.chotard@st.com>
parent a8c97f4a
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment