Commit fd32f980 authored by Kan Liang's avatar Kan Liang Committed by Aichun Shi
Browse files

perf/x86/intel/uncore: Fix Intel SPR M2PCIE event constraints 

mainline inclusion
from mainline-v5.16-rc1
commit f01d7d55
category: feature
feature: SPR PMU uncore support
bugzilla: https://gitee.com/openeuler/intel-kernel/issues/I5BECO



Intel-SIG: commit f01d7d55 perf/x86/intel/uncore: Fix Intel SPR
M2PCIE event constraints
This commit is backported as a fix to SPR PMU uncore support.

-------------------------------------

Similar to the ICX M2PCIE  events, some of the SPR M2PCIE events also
have constraints. Add the constraints for SPR M2PCIE.

Fixes: f85ef898 ("perf/x86/intel/uncore: Add Sapphire Rapids server M2PCIe support")
Signed-off-by: default avatarKan Liang <kan.liang@linux.intel.com>
Signed-off-by: default avatarPeter Zijlstra (Intel) <peterz@infradead.org>
Link: https://lkml.kernel.org/r/1629991963-102621-7-git-send-email-kan.liang@linux.intel.com


Signed-off-by: default avatarYunying Sun <yunying.sun@intel.com>
Signed-off-by: default avatarAichun Shi <aichun.shi@intel.com>
parent 98d7e3b3

arch/x86/events/intel/uncore_snbep.c

+7 −0
Original line number Diff line number Diff line
@@ -5523,9 +5523,16 @@ static struct intel_uncore_type spr_uncore_irp = { 


};



static struct event_constraint spr_uncore_m2pcie_constraints[] = {

	UNCORE_EVENT_CONSTRAINT(0x14, 0x3),

	UNCORE_EVENT_CONSTRAINT(0x2d, 0x3),

	EVENT_CONSTRAINT_END

};



static struct intel_uncore_type spr_uncore_m2pcie = {

	SPR_UNCORE_COMMON_FORMAT(),

	.name			= "m2pcie",

	.constraints		= spr_uncore_m2pcie_constraints,

};



static struct intel_uncore_type spr_uncore_pcu = {