Commit e0c0d449 authored by Niklas Söderlund's avatar Niklas Söderlund Committed by Geert Uytterhoeven
Browse files

clk: renesas: r8a77965: Add TMU clocks 



This patch adds TMU{0,1,2,3,4} clocks.

Signed-off-by: default avatarNiklas Söderlund <niklas.soderlund+renesas@ragnatech.se>
Link: https://lore.kernel.org/r/20201209195343.803120-4-niklas.soderlund+renesas@ragnatech.se


Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
parent a26edd3d

drivers/clk/renesas/r8a77965-cpg-mssr.c

+5 −0
Original line number Diff line number Diff line
@@ -123,6 +123,11 @@ static const struct cpg_core_clk r8a77965_core_clks[] __initconst = { 


static const struct mssr_mod_clk r8a77965_mod_clks[] __initconst = {

	DEF_MOD("fdp1-0",		119,	R8A77965_CLK_S0D1),

	DEF_MOD("tmu4",			121,	R8A77965_CLK_S0D6),

	DEF_MOD("tmu3",			122,	R8A77965_CLK_S3D2),

	DEF_MOD("tmu2",			123,	R8A77965_CLK_S3D2),

	DEF_MOD("tmu1",			124,	R8A77965_CLK_S3D2),

	DEF_MOD("tmu0",			125,	R8A77965_CLK_CP),

	DEF_MOD("scif5",		202,	R8A77965_CLK_S3D4),

	DEF_MOD("scif4",		203,	R8A77965_CLK_S3D4),

	DEF_MOD("scif3",		204,	R8A77965_CLK_S3D4),