Commit a26edd3d authored by Niklas Söderlund's avatar Niklas Söderlund Committed by Geert Uytterhoeven
Browse files

clk: renesas: r8a7796: Add TMU clocks

parent 5c8fe583
Loading
Loading
Loading
Loading
+5 −0
Original line number Diff line number Diff line
@@ -128,6 +128,11 @@ static const struct cpg_core_clk r8a7796_core_clks[] __initconst = {

static struct mssr_mod_clk r8a7796_mod_clks[] __initdata = {
	DEF_MOD("fdp1-0",		 119,	R8A7796_CLK_S0D1),
	DEF_MOD("tmu4",			 121,	R8A7796_CLK_S0D6),
	DEF_MOD("tmu3",			 122,	R8A7796_CLK_S3D2),
	DEF_MOD("tmu2",			 123,	R8A7796_CLK_S3D2),
	DEF_MOD("tmu1",			 124,	R8A7796_CLK_S3D2),
	DEF_MOD("tmu0",			 125,	R8A7796_CLK_CP),
	DEF_MOD("scif5",		 202,	R8A7796_CLK_S3D4),
	DEF_MOD("scif4",		 203,	R8A7796_CLK_S3D4),
	DEF_MOD("scif3",		 204,	R8A7796_CLK_S3D4),