x86/microcode: Clarify the late load logic
mainline inclusion from mainline-v6.7-rc1 commit 6f059e634dcd0d725854514c94c114bbdd83950d category: feature bugzilla: https://gitee.com/openeuler/intel-kernel/issues/I8XRMW CVE: NA -------------------------------- reload_store() is way too complicated. Split the inner workings out and make the following enhancements: - Taint the kernel only when the microcode was actually updated. If. e.g. the rendezvous fails, then nothing happened and there is no reason for tainting. - Return useful error codes Intel-SIG: commit 6f059e634dcd x86/microcode: Clarify the late load logic. Microcode restructuring backport. Signed-off-by:Thomas Gleixner <tglx@linutronix.de> Signed-off-by:
Borislav Petkov (AMD) <bp@alien8.de> Reviewed-by:
Nikolay Borisov <nik.borisov@suse.com> Link: https://lore.kernel.org/r/20231002115903.145048840@linutronix.de [ Aubrey Li: amend commit log ] Signed-off-by:
Aubrey Li <aubrey.li@linux.intel.com>
Loading
Please sign in to comment