Commit cfdb455d authored by Paweł Anikiel's avatar Paweł Anikiel Committed by Dinh Nguyen
Browse files

ARM: dts: socfpga: Move sdmmc-ecc node to Arria 10 dts



The ecc manager is a part of the Arria 10 SoC, move it to the correct
dts.

Signed-off-by: default avatarPaweł Anikiel <pan@semihalf.com>
Reviewed-by: default avatarKrzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Signed-off-by: default avatarDinh Nguyen <dinguyen@kernel.org>
parent 7e0ed53b
Loading
Loading
Loading
Loading
+10 −0
Original line number Diff line number Diff line
@@ -736,6 +736,16 @@
					     <37 IRQ_TYPE_LEVEL_HIGH>;
			};

			sdmmca-ecc@ff8c2c00 {
				compatible = "altr,socfpga-sdmmc-ecc";
				reg = <0xff8c2c00 0x400>;
				altr,ecc-parent = <&mmc>;
				interrupts = <15 IRQ_TYPE_LEVEL_HIGH>,
					     <47 IRQ_TYPE_LEVEL_HIGH>,
					     <16 IRQ_TYPE_LEVEL_HIGH>,
					     <48 IRQ_TYPE_LEVEL_HIGH>;
			};

			dma-ecc@ff8c8000 {
				compatible = "altr,socfpga-dma-ecc";
				reg = <0xff8c8000 0x400>;
+0 −12
Original line number Diff line number Diff line
@@ -23,18 +23,6 @@
	};
};

&eccmgr {
	sdmmca-ecc@ff8c2c00 {
		compatible = "altr,socfpga-sdmmc-ecc";
		reg = <0xff8c2c00 0x400>;
		altr,ecc-parent = <&mmc>;
		interrupts = <15 IRQ_TYPE_LEVEL_HIGH>,
			     <47 IRQ_TYPE_LEVEL_HIGH>,
			     <16 IRQ_TYPE_LEVEL_HIGH>,
			     <48 IRQ_TYPE_LEVEL_HIGH>;
	};
};

&gmac0 {
	phy-mode = "rgmii";
	phy-addr = <0xffffffff>; /* probe for phy addr */