Commit b427d857 authored by AngeloGioacchino Del Regno's avatar AngeloGioacchino Del Regno Committed by Matthias Brugger
Browse files

soc: mediatek: mtk-mmsys: Change MT8173 num_resets to 64 



The MT8173 SoC has 64 MMSYS resets, split in two contiguous 32-bits
registers, MMSYS_SW0_RST_B (0x140) and MMSYS_SW1_RST_B (0x144), as
also stated in the downstream kernel for the Amazon Fire TV 2
(Sloane) in the ddp_reg.h header.

Please note that managing more than 32 reset bits is supported since commit
2004f8be ("soc: mediatek: mmsys: add mmsys for support 64 reset bits")

This commit brings no functional changes.

Signed-off-by: default avatarAngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Link: https://lore.kernel.org/r/20230309102618.114157-3-angelogioacchino.delregno@collabora.com


Signed-off-by: default avatarMatthias Brugger <matthias.bgg@gmail.com>
parent 2a0a8d87

drivers/soc/mediatek/mtk-mmsys.c

+1 −1
Original line number Diff line number Diff line
@@ -56,7 +56,7 @@ static const struct mtk_mmsys_driver_data mt8173_mmsys_driver_data = { 
	.routes = mt8173_mmsys_routing_table,

	.num_routes = ARRAY_SIZE(mt8173_mmsys_routing_table),

	.sw0_rst_offset = MT8183_MMSYS_SW0_RST_B,

	.num_resets = 32,

	.num_resets = 64,

};



static const struct mtk_mmsys_driver_data mt8183_mmsys_driver_data = {