Commit 5868da04 authored by Xiang Chen's avatar Xiang Chen Committed by Yang Yingliang
Browse files

scsi: hisi_sas: use threaded irq to process CQ interrupts

mainline inclusion
from mainline-v5.10-rc4
commit 81f338e9
category: bugfix
bugzilla: NA
CVE: NA

Currently IRQ_EFFECTIVE_AFF_MASK is enabled for ARM_GIC and ARM_GIC3, so it
only allows a single target CPU in the affinity mask to process interrupts
and also interrupt thread, and the performance of using threaded irq is
almost the same as tasklet. But if the config is not enabled, the interrupt
thread will be allowed all the CPUs in the affinity mask. At that situation
it improves the performance (about 20%).

Note: IRQ_EFFECTIVE_AFF_MASK is configured differently for different
architecture chip, and it seems to be better to make it be configured
easily.

Link: https://lore.kernel.org/r/1579522957-4393-2-git-send-email-john.garry@huawei.com


Signed-off-by: default avatarXiang Chen <chenxiang66@hisilicon.com>
Signed-off-by: default avatarJohn Garry <john.garry@huawei.com>
Signed-off-by: default avatarMartin K. Petersen <martin.petersen@oracle.com>
Signed-off-by: default avatarYang Xingui <yangxingui@huawei.com>
Reviewed-by: default avatarkangfenglong <kangfenglong@huawei.com>
Reviewed-by: default avatarouyangdelong &lt; <ouyangdelong@huawei.com>
Signed-off-by: default avatarYang Yingliang <yangyingliang@huawei.com>
parent 69c5349b
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment