Commit 3fbf9ea3 authored by Prashant Malani's avatar Prashant Malani Committed by Zheng Zengkai
Browse files

platform/chrome: cros_ec_typec: Add DP mode check



stable inclusion
from stable-5.10.39
commit 6a40e3f9a803d958ea497bc8522b33597b763b5c
bugzilla: 51881
CVE: NA

--------------------------------

[ Upstream commit c5bb32f5 ]

There are certain transitional situations where the dp_mode field in the
PD_CONTROL response might not be populated with the right DP pin
assignment value yet. Add a check for that to avoid sending an invalid
value to the Type C mode switch.

Signed-off-by: default avatarPrashant Malani <pmalani@chromium.org>
Signed-off-by: default avatarEnric Balletbo i Serra <enric.balletbo@collabora.com>
Link: https://lore.kernel.org/r/20210421042108.2002-1-pmalani@chromium.org


Signed-off-by: default avatarSasha Levin <sashal@kernel.org>
Signed-off-by: default avatarChen Jun <chenjun102@huawei.com>
Acked-by: default avatarWeilong Chen <chenweilong@huawei.com>
Signed-off-by: default avatarZheng Zengkai <zhengzengkai@huawei.com>
parent e7997b86
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment