+29
−0
+1
−0
+4
−0
Loading
Restore the volatile registers in the SR-IOV capability after the D3->D0 transition. Reviewed-by:Matthew Wilcox <willy@linux.intel.com> Signed-off-by:
Yu Zhao <yu.zhao@intel.com> Signed-off-by:
Jesse Barnes <jbarnes@virtuousgeek.org>