Commit e8b5fae5 authored by Richard Henderson's avatar Richard Henderson
Browse files

cpu: Remove CPU_COMMON



This macro is now always empty, so remove it.  This leaves the
entire contents of CPUArchState under the control of the guest
architecture.

Reviewed-by: default avatarAlistair Francis <alistair.francis@wdc.com>
Reviewed-by: default avatarPeter Maydell <peter.maydell@linaro.org>
Signed-off-by: default avatarRichard Henderson <richard.henderson@linaro.org>
parent 269bd5d8
Loading
Loading
Loading
Loading
+0 −2
Original line number Diff line number Diff line
@@ -231,8 +231,6 @@ typedef struct CPUTLB { } CPUTLB;

#endif  /* !CONFIG_USER_ONLY && CONFIG_TCG */

#define CPU_COMMON  /* Nothing */

/*
 * This structure must be placed in ArchCPU immedately
 * before CPUArchState, as a field named "neg".
+0 −3
Original line number Diff line number Diff line
@@ -251,9 +251,6 @@ struct CPUAlphaState {
    /* This alarm doesn't exist in real hardware; we wish it did.  */
    uint64_t alarm_expire;

    /* Those resources are used only in QEMU core */
    CPU_COMMON

    int error_code;

    uint32_t features;
+1 −3
Original line number Diff line number Diff line
@@ -645,9 +645,7 @@ typedef struct CPUARMState {
    /* Fields up to this point are cleared by a CPU reset */
    struct {} end_reset_fields;

    CPU_COMMON

    /* Fields after CPU_COMMON are preserved across CPU reset. */
    /* Fields after this point are preserved across CPU reset. */

    /* Internal CPU feature flags.  */
    uint64_t features;
+0 −2
Original line number Diff line number Diff line
@@ -163,8 +163,6 @@ typedef struct CPUCRISState {
        /* Fields up to this point are cleared by a CPU reset */
        struct {} end_reset_fields;

        CPU_COMMON

        /* Members from load_info on are preserved across resets.  */
        void *load_info;
} CPUCRISState;
+0 −3
Original line number Diff line number Diff line
@@ -197,9 +197,6 @@ struct CPUHPPAState {
    target_ureg cr_back[2];  /* back of cr17/cr18 */
    target_ureg shadow[7];   /* shadow registers */

    /* Those resources are used only in QEMU core */
    CPU_COMMON

    /* ??? The number of entries isn't specified by the architecture.  */
    /* ??? Implement a unified itlb/dtlb for the moment.  */
    /* ??? We should use a more intelligent data structure.  */
Loading