+3
−0
+16
−2
Loading
This keeps consistency across all decisions taken during translation when the dynamic state of a vCPU is changed in the middle of translating some guest code. Signed-off-by:Lluís Vilanova <vilanova@ac.upc.edu> Reviewed-by:
Richard Henderson <rth@twiddle.net> Reviewed-by:
Emilio G. Cota <cota@braap.org> Signed-off-by:
Emilio G. Cota <cota@braap.org> Message-id: 149915750615.6295.3713699402253529487.stgit@frigg.lan Signed-off-by:
Stefan Hajnoczi <stefanha@redhat.com>