Commit a25dc805 authored by Michael Davidsaver's avatar Michael Davidsaver Committed by Peter Maydell
Browse files

armv7m: Simpler and faster exception start 



All the places in armv7m_cpu_do_interrupt() which pend an
exception in the NVIC are doing so for synchronous
exceptions. We know that we will always take some
exception in this case, so we can just acknowledge it
immediately, rather than returning and then immediately
being called again because the NVIC has raised its outbound
IRQ line.

Signed-off-by: default avatarMichael Davidsaver <mdavidsaver@gmail.com>
[PMM: tweaked commit message; added DEBUG to the set of
exceptions we handle immediately, since it is synchronous
when it results from the BKPT instruction]
Signed-off-by: default avatarPeter Maydell <peter.maydell@linaro.org>
Reviewed-by: default avatarAlex Bennée <alex.bennee@linaro.org>
parent a5d82355

target/arm/helper.c

+9 −6
Original line number Diff line number Diff line
@@ -6110,22 +6110,22 @@ void arm_v7m_cpu_do_interrupt(CPUState *cs) 
    case EXCP_UDEF:

        armv7m_nvic_set_pending(env->nvic, ARMV7M_EXCP_USAGE);

        env->v7m.cfsr |= R_V7M_CFSR_UNDEFINSTR_MASK;

        return;

        break;

    case EXCP_NOCP:

        armv7m_nvic_set_pending(env->nvic, ARMV7M_EXCP_USAGE);

        env->v7m.cfsr |= R_V7M_CFSR_NOCP_MASK;

        return;

        break;

    case EXCP_SWI:

        /* The PC already points to the next instruction.  */

        armv7m_nvic_set_pending(env->nvic, ARMV7M_EXCP_SVC);

        return;

        break;

    case EXCP_PREFETCH_ABORT:

    case EXCP_DATA_ABORT:

        /* TODO: if we implemented the MPU registers, this is where we

         * should set the MMFAR, etc from exception.fsr and exception.vaddress.

         */

        armv7m_nvic_set_pending(env->nvic, ARMV7M_EXCP_MEM);

        return;

        break;

    case EXCP_BKPT:

        if (semihosting_enabled()) {

            int nr;
@@ -6140,9 +6140,8 @@ void arm_v7m_cpu_do_interrupt(CPUState *cs) 
            }

        }

        armv7m_nvic_set_pending(env->nvic, ARMV7M_EXCP_DEBUG);

        return;

        break;

    case EXCP_IRQ:

        armv7m_nvic_acknowledge_irq(env->nvic);

        break;

    case EXCP_EXCEPTION_EXIT:

        do_v7m_exception_exit(env);
@@ -6152,6 +6151,10 @@ void arm_v7m_cpu_do_interrupt(CPUState *cs) 
        return; /* Never happens.  Keep compiler happy.  */

    }



    armv7m_nvic_acknowledge_irq(env->nvic);



    qemu_log_mask(CPU_LOG_INT, "... as %d\n", env->v7m.exception);



    /* Align stack pointer if the guest wants that */

    if ((env->regs[13] & 4) && (env->v7m.ccr & R_V7M_CCR_STKALIGN_MASK)) {

        env->regs[13] -= 4;