+1
−1
Loading
When a tlb instruction miss happen, rw is set to 0 at the bottom of cpu_ppc_handle_mmu_fault which cause the MAS update function to miss the SAS and TS bit in MAS6, MAS1 in booke206_update_mas_tlb_miss. Just calling booke206_update_mas_tlb_miss with rw = 2 solve the issue. Signed-off-by:KONRAD Frederic <frederic.konrad@adacore.com> Signed-off-by:
David Gibson <david@gibson.dropbear.id.au>