Commit fd84aaa8 authored by Chester Lin's avatar Chester Lin Committed by Linus Walleij
Browse files

pinctrl: add NXP S32 SoC family support 

Add the pinctrl driver for NXP S32 SoC family. This driver is mainly based
on NXP's downstream implementation on nxp-auto-linux repo[1].

[1] https://github.com/nxp-auto-linux/linux/tree/bsp35.0-5.15.73-rt/drivers/pinctrl/freescale



Signed-off-by: default avatarMatthew Nunez <matthew.nunez@nxp.com>
Signed-off-by: default avatarPhu Luu An <phu.luuan@nxp.com>
Signed-off-by: default avatarStefan-Gabriel Mirea <stefan-gabriel.mirea@nxp.com>
Signed-off-by: default avatarLarisa Grigore <larisa.grigore@nxp.com>
Signed-off-by: default avatarGhennadi Procopciuc <Ghennadi.Procopciuc@oss.nxp.com>
Signed-off-by: default avatarAndrei Stefanescu <andrei.stefanescu@nxp.com>
Signed-off-by: default avatarRadu Pirea <radu-nicolae.pirea@nxp.com>
Signed-off-by: default avatarChester Lin <clin@suse.com>
Link: https://lore.kernel.org/r/20230220023320.3499-3-clin@suse.com


Signed-off-by: default avatarLinus Walleij <linus.walleij@linaro.org>
parent 2545625b

drivers/pinctrl/Kconfig

+1 −0
Original line number Diff line number Diff line
@@ -535,6 +535,7 @@ source "drivers/pinctrl/meson/Kconfig" 
source "drivers/pinctrl/mvebu/Kconfig"

source "drivers/pinctrl/nomadik/Kconfig"

source "drivers/pinctrl/nuvoton/Kconfig"

source "drivers/pinctrl/nxp/Kconfig"

source "drivers/pinctrl/pxa/Kconfig"

source "drivers/pinctrl/qcom/Kconfig"

source "drivers/pinctrl/ralink/Kconfig"

drivers/pinctrl/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -64,6 +64,7 @@ obj-$(CONFIG_PINCTRL_MESON) += meson/ 
obj-y				+= mvebu/

obj-y				+= nomadik/

obj-y				+= nuvoton/

obj-y				+= nxp/

obj-$(CONFIG_PINCTRL_PXA)	+= pxa/

obj-$(CONFIG_ARCH_QCOM)		+= qcom/

obj-$(CONFIG_PINCTRL_RALINK)	+= ralink/

drivers/pinctrl/nxp/Kconfig

0 → 100644
+15 −0
Original line number Diff line number Diff line 
# SPDX-License-Identifier: GPL-2.0-only

config PINCTRL_S32CC

	bool

	depends on ARCH_S32 && OF

	select GENERIC_PINCTRL_GROUPS

	select GENERIC_PINMUX_FUNCTIONS

	select GENERIC_PINCONF

	select REGMAP_MMIO



config PINCTRL_S32G2

	depends on ARCH_S32 && OF

	bool "NXP S32G2 pinctrl driver"

	select PINCTRL_S32CC

	help

	  Say Y here to enable the pinctrl driver for NXP S32G2 family SoCs

drivers/pinctrl/nxp/Makefile

0 → 100644
+4 −0
Original line number Diff line number Diff line 
# SPDX-License-Identifier: GPL-2.0

# NXP pin control

obj-$(CONFIG_PINCTRL_S32CC)	+= pinctrl-s32cc.o

obj-$(CONFIG_PINCTRL_S32G2)	+= pinctrl-s32g2.o

drivers/pinctrl/nxp/pinctrl-s32.h

0 → 100644
+75 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0-or-later

 *

 * S32 pinmux core definitions

 *

 * Copyright 2016-2020, 2022 NXP

 * Copyright (C) 2022 SUSE LLC

 * Copyright 2015-2016 Freescale Semiconductor, Inc.

 * Copyright (C) 2012 Linaro Ltd.

 */



#ifndef __DRIVERS_PINCTRL_S32_H

#define __DRIVERS_PINCTRL_S32_H



struct platform_device;



/**

 * struct s32_pin_group - describes an S32 pin group

 * @name: the name of this specific pin group

 * @npins: the number of pins in this group array, i.e. the number of

 *         elements in pin_ids and pin_sss so we can iterate over that array

 * @pin_ids: an array of pin IDs in this group

 * @pin_sss: an array of source signal select configs paired with pin_ids

 */

struct s32_pin_group {

	const char *name;

	unsigned int npins;

	unsigned int *pin_ids;

	unsigned int *pin_sss;

};



/**

 * struct s32_pmx_func - describes S32 pinmux functions

 * @name: the name of this specific function

 * @groups: corresponding pin groups

 * @num_groups: the number of groups

 */

struct s32_pmx_func {

	const char *name;

	const char **groups;

	unsigned int num_groups;

};



/**

 * struct s32_pin_range - pin ID range for each memory region.

 * @start: start pin ID

 * @end: end pin ID

 */

struct s32_pin_range {

	unsigned int start;

	unsigned int end;

};



struct s32_pinctrl_soc_info {

	struct device *dev;

	const struct pinctrl_pin_desc *pins;

	unsigned int npins;

	struct s32_pin_group *groups;

	unsigned int ngroups;

	struct s32_pmx_func *functions;

	unsigned int nfunctions;

	unsigned int grp_index;

	const struct s32_pin_range *mem_pin_ranges;

	unsigned int mem_regions;

};



#define S32_PINCTRL_PIN(pin)	PINCTRL_PIN(pin, #pin)

#define S32_PIN_RANGE(_start, _end) { .start = _start, .end = _end }



int s32_pinctrl_probe(struct platform_device *pdev,

			struct s32_pinctrl_soc_info *info);

#ifdef CONFIG_PM_SLEEP

int __maybe_unused s32_pinctrl_resume(struct device *dev);

int __maybe_unused s32_pinctrl_suspend(struct device *dev);

#endif

#endif /* __DRIVERS_PINCTRL_S32_H */