+2
−0
+1
−0
drivers/staging/altera-stapl/Kconfig
0 → 100644
+8
−0
drivers/staging/altera-stapl/Makefile
0 → 100644
+3
−0
+142
−0
Loading
It uses STAPL files and programs Altera FPGA through JTAG. Interface to JTAG must be provided from main device module, for example through cx23885 GPIO. Signed-off-by:Igor M. Liplianin <liplianin@netup.ru> Signed-off-by:
Mauro Carvalho Chehab <mchehab@redhat.com>