Commit f968a253 authored by Mika Kahola's avatar Mika Kahola Committed by Radhakrishna Sripada
Browse files

drm/i915/mtl: Dump C20 pll hw state 



As we already do with C10 chip, let's dump the pll
hw state for C20 as well.

Reviewed-by: default avatarRadhakrishna Sripada <radhakrishna.sripada@intel.com>
Reviewed-by: default avatarArun R Murthy <arun.r.murthy@intel.com>
Signed-off-by: default avatarMika Kahola <mika.kahola@intel.com>
Signed-off-by: default avatarRadhakrishna Sripada <radhakrishna.sripada@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20230428095433.4109054-4-mika.kahola@intel.com
parent 929f527a

drivers/gpu/drm/i915/display/intel_cx0_phy.c

+20 −0
Original line number Diff line number Diff line
@@ -2036,6 +2036,26 @@ void intel_c20pll_readout_hw_state(struct intel_encoder *encoder, 
	intel_cx0_phy_transaction_end(encoder, wakeref);

}



void intel_c20pll_dump_hw_state(struct drm_i915_private *i915,

				const struct intel_c20pll_state *hw_state)

{

	int i;



	drm_dbg_kms(&i915->drm, "c20pll_hw_state:\n");

	drm_dbg_kms(&i915->drm, "tx[0] = 0x%.4x, tx[1] = 0x%.4x, tx[2] = 0x%.4x\n",

		    hw_state->tx[0], hw_state->tx[1], hw_state->tx[2]);

	drm_dbg_kms(&i915->drm, "cmn[0] = 0x%.4x, cmn[1] = 0x%.4x, cmn[2] = 0x%.4x, cmn[3] = 0x%.4x\n",

		    hw_state->cmn[0], hw_state->cmn[1], hw_state->cmn[2], hw_state->cmn[3]);



	if (intel_c20_use_mplla(hw_state->clock)) {

		for (i = 0; i < ARRAY_SIZE(hw_state->mplla); i++)

			drm_dbg_kms(&i915->drm, "mplla[%d] = 0x%.4x\n", i, hw_state->mplla[i]);

	} else {

		for (i = 0; i < ARRAY_SIZE(hw_state->mpllb); i++)

			drm_dbg_kms(&i915->drm, "mpllb[%d] = 0x%.4x\n", i, hw_state->mpllb[i]);

	}

}



static u8 intel_c20_get_dp_rate(u32 clock)

{

	switch (clock) {

drivers/gpu/drm/i915/display/intel_cx0_phy.h

+2 −0
Original line number Diff line number Diff line
@@ -32,6 +32,8 @@ void intel_c10pll_state_verify(struct intel_atomic_state *state, 
			       struct intel_crtc_state *new_crtc_state);

void intel_c20pll_readout_hw_state(struct intel_encoder *encoder,

				   struct intel_c20pll_state *pll_state);

void intel_c20pll_dump_hw_state(struct drm_i915_private *i915,

				const struct intel_c20pll_state *hw_state);

void intel_cx0_phy_set_signal_levels(struct intel_encoder *encoder,

				     const struct intel_crtc_state *crtc_state);

int intel_cx0_phy_check_hdmi_link_rate(struct intel_hdmi *hdmi, int clock);

drivers/gpu/drm/i915/display/intel_ddi.c

+1 −0
Original line number Diff line number Diff line
@@ -3858,6 +3858,7 @@ static void mtl_ddi_get_config(struct intel_encoder *encoder, 
		intel_c10pll_dump_hw_state(i915, &crtc_state->cx0pll_state.c10);

	} else {

		intel_c20pll_readout_hw_state(encoder, &crtc_state->cx0pll_state.c20);

		intel_c20pll_dump_hw_state(i915, &crtc_state->cx0pll_state.c20);

	}



	crtc_state->port_clock = intel_c10pll_calc_port_clock(encoder, &crtc_state->cx0pll_state.c10);