Commit ed7f6f2e authored by Dmitry Osipenko's avatar Dmitry Osipenko Committed by Krzysztof Kozlowski
Browse files

dt-bindings: memory: tegra30: mc: Document new interconnect property 



Memory controller is interconnected with memory clients and with the
External Memory Controller. Document new interconnect property which
turns memory controller into interconnect provider.

Signed-off-by: default avatarDmitry Osipenko <digetx@gmail.com>
Acked-by: default avatarRob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20201104164923.21238-10-digetx@gmail.com


Signed-off-by: default avatarKrzysztof Kozlowski <krzk@kernel.org>
parent 95e638e8

Documentation/devicetree/bindings/memory-controllers/nvidia,tegra30-mc.yaml

+5 −0
Original line number Diff line number Diff line
@@ -57,6 +57,9 @@ properties: 
  "#iommu-cells":

    const: 1



  "#interconnect-cells":

    const: 1



patternProperties:

  "^emc-timings-[0-9]+$":

    type: object
@@ -120,6 +123,7 @@ required: 
  - clock-names

  - "#reset-cells"

  - "#iommu-cells"

  - "#interconnect-cells"



additionalProperties: false
@@ -135,6 +139,7 @@ examples: 


        #iommu-cells = <1>;

        #reset-cells = <1>;

        #interconnect-cells = <1>;



        emc-timings-1 {

            nvidia,ram-code = <1>;